Normal view MARC view ISBD view

Verilog Coding for Logic Synthesis

Lee,Weng Fook.

Verilog Coding for Logic Synthesis - New Delhi : A John Wiley & Sons ,Inc., Publication, c2013. - xxvi,309 p.: [9-C]

ISBN: 9788126537013

Dewey Class. No.: 621.395 / VER/LEE

Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Verilog Coding for Logic Synthesis

Working Hours

Quick Links

Quick Contact

Useful Links