Normal view MARC view ISBD view

Routing Congestion in VLSI Circuits estimation and optimization

Saxena,Prashant

Routing Congestion in VLSI Circuits estimation and optimization - New Delhi Springer 2007 - 248p. [F10]

ISBN: 9788184893885

Dewey Class. No.: 621.395 / SAX/ROU

Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Routing Congestion in VLSI Circuits estimation and optimization

Working Hours

Quick Links

Quick Contact

Useful Links