

(3 Hours)

Max. marks: 80

- N.B.:** (1) Question No. 1 is compulsory.  
 (2) Solve any three questions from the remaining five questions.  
 (3) Figures to the right indicate full marks.  
 (4) Assume suitable data if necessary and mention the same in answer sheet.

**Q.1 Attempt any 5 questions.** [20]

- Explain bleeder resistor and critical inductance
- Draw and explain small signal model of FET
- Explain VI characteristics of PN junction diode
- State and explain Millers Theorem
- Why should RC be as large as possible in the design of CE amplifier?
- Design a self bias circuit using JFET for  $I_D=3\text{mA}$ ,  $V_{DD}=20\text{V}$ ,  $V_{DS}=0.6V_{DD}$  ( $I_{DSS}=8\text{mA}$ ,  $V_p= -4\text{V}$ )

**Q.2** a) Given the information in the circuit diagram Fig. 2(b) determine (a)  $I_C$  (b)  $R_C$  and (c)  $R_B$  [05]




Fig. 2 (b)

- Define stability factor (S) and explain factors affecting S. Derive the expression for stability factor of collector to base bias circuit [10]
  - For JFET is  $I_{DSS} = 6\text{mA}$ ,  $V_p = -6\text{V}$ ,  $r_d = \infty$ ,  $C_{gd} = 4\text{pF}$ ,  $C_{gs} = 6\text{pF}$ ,  $C_{ds} = 1\text{pF}$ . Determine  $V_{GSQ}$ ,  $I_{DQ}$ ,  $g_{mo}$ ,  $g_m$  and midband voltage gain  $A_v$  [05]
- Q.3** a) Design the resistors of a single stage CS amplifier for audio frequency with BFW11 with  $I_{DS} = (3.3 \pm 0.6) \text{mA}$  and  $A_v = 12$ . [10]  
 b) Draw CS JFET amplifier with self bias circuit and derive the expression for voltage gain, input impedance and output impedance [10]
- Q.4** a) Explain concept of shunt zener regulator. For the shunt zener regulator giving output voltage of 10 V and load resistance varying from  $5\text{K}\Omega$  to  $10\text{K}\Omega$ ,  $V_{in}$  is varying between 18V to 22V. Find  $R_s$ ,  $P_{zmax}$ ,  $S_v$  and  $R_o$ . Assume  $R_z = 4\Omega$  and  $I_{zmin} = 50\mu\text{A}$  [10]

- b) For the circuit shown below in Fig. 4(b), the transistor parameters are  $V_{BE(on)} = 0.7V$ ,  $\beta=200$ ,  $V_A = \infty$  [10]
- i) Derive the expression for lower cutoff frequency (or time constant) due to input coupling capacitor
- ii) Determine lower cutoff frequency and midband voltage gain




Fig. 4(b)

- Q.5 A) A full wave rectifier using a centre tapped transformer with two diodes gives output of 250V and current is  $100 \pm 25mA$ . If the ripple factor is 0.001, Calculate the specification of the devices and components required if the filter used is LC filter [10]
- B) Explain effect of bypass capacitor and coupling capacitors on frequency response of amplifier [5]
- C) Determine small signal voltage gain of the circuit shown below in Fig 5(c) using hybrid- $\pi$  model. ( $\beta=100, V_A=100V, I_{CQ}=0.95mA$ ) [5]




Fig 5( c )

**Q.6 Short notes on: (Attempt any four)**

**[20]**

- a) Small Signal model of diode
- b) Zero temperature drift biasing in JFET amplifier
- c) Explain different types of filters
- d) High frequency hybrid pi equivalent model of CE BJT
- e) Comparison of BJT CE and JFET CS amplifier

