DIGITAL LOGIC DESIGN AND ANALYSIS Q.P. Code: 24867

(3 Hours)

[Max. Marks 80]

T.T	D
IN	. К

- (1) Question no. 1 is compulsory.
- (2) Attempt any 3 from the remaining questions.
- (3) Assume suitable data if necessary.
- (4) Figures to right indicate full marks.

Boolean algebra: "NAND gate is Universal gate" in parity hamming code is received as 1000010. Correct it for any errors 4 bit data $P,Q,R,S = \pi M(3,4,5,6,7,10,11,15)$ using kmap and implement using number of gates.	05 05 05
P,Q,R,S) = $\pi M(3,4,5,6,7,10,11,15)$ using kmap and implement using umber of gates.	P
	05
	10
	10
	10
\$\text{A} \text{A} \t	10 10
:1 multiplexer using 4:1 multiplexer with suitable diagrams and tables	10
t asynchronous down counter with timing diagram and truth table	10
working of 4-bit parallel adder. Identify its disadvantage how to overcome	10
flipflop to D flipflop.	10
note on (any 4)	20
magnitude Comparator	
do random number generator	
versal Shift Register	
	ation using Quine McCluskey method and realize circuit using $F(A,B,C,D) = \sum_{i=1}^{n} m(1,5,6,12,13,14) + d(2,4)$
