

(80 Marks)

(3 Hours)

- Question no. 1 is compulsory.
- Answer any three questions from question no. 2 – 6.
- Assume suitable data, if necessary.

Q.1. Answer following questions in brief.

- Convert the following number 256.325 into IEEE 32 bit Single Precision Format (05)
and IEEE 64 bit Double Precision Format
- Discuss difference between RISC and CISC processors. (05)
- Explain function of 8089 I/O processor in brief. (05)
- Differentiate between SRAM and DRAM (05)

- Q.2. a. Explain cache consistency and coherency with suitable examples. Also, give (10)
methods to maintain cache consistency.
- b. Explain DMA based data transfer techniques. (10)

- Q.3. a. Explain how Virtual Address is translated to Physical address with suitable (10)
example.
- b. Compare between Cache Look Aside Architecture and Cache Look through (10)
Architecture

- Q.4. a. Explain the Bus Arbitration Techniques (08)
- b. Explain hardwired Control Unit with help of neat diagram. Compare it with (12)
microprogrammed control unit.

- Q.5. a. What is TLB? Explain working of TLB. (10)
- b. Describe register organization within CPU. (10)

Q.6. Write short note on

- Hazards in Pipelining (05)
- Interrupt driven I/O (05)
- Interleaved memory (05)
- Modes of DMA (05)