

## S.E. (Computer) (Sem - III) (CB)

(Time: 3 Hours)

(Marks: 80)

- N.B. (1) Question No. 1 is compulsory  
 (2) Assume suitable data if necessary  
 (3) Attempt any three questions from remaining questions

- 1 Attempt any 5 (4)
- Convert  $(451.43)_{10}$  into octal, binary and hexadecimal and base 7. (4)
  - Subtract using 1's and 2's complement method  $(73)_{10} - (49)_{10}$  (4)
  - Perform  $(52)_{10} - (68)_{10}$  in BCD using 9's complement. (4)
  - State De Morgan's theorem. Prove OR-AND configuration is equivalent to NOR-NOR configuration. (4)
  - Encode the data bits 111010001 using Hamming code. (4)
  - Explain SOP and POS and solve the following using K-Map  
 $F(A,B,C,D) = \pi M(1,3,5,6,7,10,11) + d(2,4)$  (4)
  - Explain lockout condition. How can it be avoided (4)
- 2 (a) Reduce equation using Quine McCluskey method and realize circuit using basic gates. (10)  
 $F(A,B,C,D) = \sum m(1,5,6,12,13,14) + d(2,4)$
- (b) Design 4-bit BCD subtractor using IC 7483. (10)
- 3 (a) Implement the following using only one 8:1 Mux. (5)  
 $F(A,B,C,D) = \sum m(0,2,4,6,8,10,12,14)$
- (b) Design a Full Subtractor using only NAND gates. (5)
- (c) Design a logic circuit to convert 4-bit gray code to its corresponding BCD code. (10)
- 4(a) Compare different logic families with respect to fan in, fan out, speed, Propagation delay and power dissipation. (5)
- (b) Implement 3 bit binary to gray code converter using Decoder. (5)
- (c) Explain 4 bit bidirectional shift register. (10)
- 5 (a) Design mod 13 synchronous counter using T flipflop (10)  
 (b) Convert SR flipflop to JK flipflop and D flipflop. (10)
- 6 Write short note on (any four):- (20)
- ALU
  - 3 bit Up/Down Asynchronous Counter
  - Octal to Binary Encoder
  - 4-bit Universal shift register
  - VHDL
-