Paper / Subject Code: 42457 / CMOS Mixed Signal VLSI (DLO)

B.E. (EXTC) (Sem-VII) (CB) Date - 22/11/19

	Time: 3 Hours Ma		ırks : 80	
N. E	3. :(1)	Question No. 1 is compulsory.		
	(2)	Attempt any three out of remaining.		
	(3)	Assume suitable data wherever required.		
Q.1	A. Explain active current mirror circuits.		5 Marks	
	B. Derived expression for input referred noise of CS stage.		5 Marks	
	C. Explain Ring oscillator.		5 Marks	
	D. Ex	plain concept of switched capacitor circuits.	5 Marks	
Q.2	A. Derived expression for voltage gain AV and Output resistance Ro of source follower stage.		10 Marks	
	B. Explain simple PLL-phase detector. What are the Non ideal effect in PLL.		10 Marks	
Q.3	A. Ex	A. Explain the charge injection mechanism in MOS sampling circuits and also describe		
	D =		10 Marks	
	B. Explain the concept of switch capacitor circuits. Analyse 2 nd order		10 Marks	
	Switch	ned capacitor circuits		
Q.4	A. Derived equations of differential gain, common mode gain and CMRR of		10 Marks	
	differe	ential amplifier circuits.		
	B. What is a band gap reference? Describe methods of implementation of		10 Marks	
	band g	ap references.		
Q.5	A. Exp	plain ADC architecture. What is 2-step flash ADC.	10 Marks	
	B. What are the different issue in analog mixed-signal CMOS integrated		10 Marks	
	circuit	5. 3. 3. 3. 4. 4. 4. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.		
Q.6	A. Cy	clic Data converter architecture (DAC).	5 Marks	
	B. Successive approximation ADC.		5 Marks	
		tage controlled oscillator (VCO).	5 Marks	
	D. Wid	llar current mirror.	5 Marks	
			•	

75805

Page 1 of 1